

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
21 November 2002 (21.11.2002)

PCT

(10) International Publication Number
WO 02/093753 A1

(51) International Patent Classification⁷: **H03M 13/00**

(21) International Application Number: PCT/US02/15496

(22) International Filing Date: 14 May 2002 (14.05.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/858,232 15 May 2001 (15.05.2001) US

(71) Applicant: **NETWORK ELEMENTS, INC.** [US/US];
15425 SW Koll Parkway, Beaverton, OR 97006 (US).

(72) Inventor: **KELLER, Richard, B.**; 13917 SE 30th Street
#C, Vancouver, WA 98983 (US).

(74) Agents: **AUYEUNG, Aloysius, T., C.** et al.; Columbia IP
Law Group, PC, Suite 820, 10260 SW Greenburg Road,
Portland, OR 97223 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,

GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK,
SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR,
GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent
(BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR,
NE, SN, TD, TG).

Declarations under Rule 4.17:


- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for all designations
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for all designations

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **FAST CYCLIC REDUNDANCY CHECK (CRC) GENERATION**



(57) Abstract: A CRC generation unit is equipped with multiple polynomial division circuits (PDC) to perform multiple different bit lengths polynomial divisions in parallel, including outputting of multiple remainder values, for an iteration of an iterative CRC generation for a data block. In one embodiment, the unit also includes a selector to select one of the remainder values, and a register to store the selected remainder value, return the stored remainder value to the PDCs for formation of different bit length dividends, and output the stored remainder value of the last iteration as the generated CRC value. In one embodiment, the unit further includes alignment circuitry to align the data block. In one embodiment, multiple units are provided to generate the CRC values of successive variable length data blocks. In one embodiment, the units form a shared resource to multiple network traffic flow processing units of a network traffic routing IC.

WO 02/093753 A1

Fast Cyclic Redundancy Check (CRC) Generation

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to the field of data processing. More specifically, the present invention relates to high speed cyclic redundancy check (CRC) generation, having special application to high speed network traffic routing, such as Gigabit Ethernet packet switching.

2. Background Information

Cyclic Redundancy Check (CRC) has long been employed as a metric to facilitate detection of data transmission error. The technique is employed in a wide variety of data processing related disciplines, including in particular, networking. The underlying mathematics including the polynomial divisions involved in the generation of a CRC value for a data block is well understood among those ordinarily skilled in the art. Various hardware as well as software implementations are known. Examples of known hardware implementations include but are not limited to the implementations available from e.g. Actel of Sunnyvale, CA.

With advances in integrated circuit, microprocessor, networking and communication technologies, increasing number of devices, in particular, digital computing devices, are being networked together. Devices are often first coupled to a local area network, such as an Ethernet based office/home network. In turn, the local area networks are interconnected together through wide area networks, such as ATM networks, Frame Relays, and the like. Of particular notoriety is the TCP/IP based global inter-networks, Internet.

As a result of this trend of increased connectivity, increasing number of applications that are network dependent are being deployed. Examples of these network dependent applications include but are not limited to, email, net based telephony, world wide web and various types of e-commerce. Successes of many of these content/service providers as well as commerce sites depend on high speed delivery of a large volume of data. As a result, high speed networking, which in turn translates into high speed CRC generation is needed.

Unfortunately, the current generation of CRC generators known in the art are generally unable to meet the speed requirement of the next generation IC based high speed network traffic routing devices. For these IC based devices, it is not only necessary for the CRC generation resource to be sufficiently fast to keep pace with

the processing of a single network traffic flow, it is further desirable that the CRC generation resource to be sufficiently efficient and fast, such that it can be shared among the various flow processing units, thereby eliminating the need to have dedicated CRC generation resource for each of the flow processing units.

Thus, a highly efficient approach to CRC generation is needed.

SUMMARY OF THE INVENTION

A CRC generation unit is equipped with multiple polynomial division circuits (PDC) to perform multiple different bit lengths polynomial divisions in parallel, including outputting of multiple remainder values, for an iteration of an iterative CRC generation for a data block. In one embodiment, the CRC generation unit also includes a selector to select one of the remainder values, and a register to store the selected remainder value, return the stored remainder value to the PDCs for formation of different bit length dividends, and output the stored remainder value of the last iteration as the generated CRC value.

In one embodiment, the CRC generation unit further includes alignment circuitry to align the data block. In one embodiment, multiple CRC generation units are provided to generate the CRC values of successive variable length data blocks.

In one embodiment, the CRC generation units form a shared resource to multiple network traffic flow processing units of a network traffic routing device.

In one embodiment, the network traffic routing device is disposed on a single integrated circuit.

BRIEF DESCRIPTION OF DRAWINGS

The present invention will be described by way of exemplary embodiments, but not limitations, illustrated in the accompanying drawings in which like references denote similar elements, and in which:

Figure 1 illustrates an overview of the present invention;

Figure 2 illustrates one of the fast CRC generators of **Fig. 1** in further detail, in accordance with one embodiment;

Figure 3 illustrates an example of packet data alignment or the lack thereof;

Figure 4 illustrates one of the alignment units of **Fig. 2** in further detail, in accordance with one embodiment;

Figure 5 illustrates one of the $n \times$ polynomial division circuits of **Fig. 2** in further detail, in accordance with one embodiment;

Figure 6 illustrates one of the polynomial division circuits of **Fig. 5** in further detail, in accordance with one embodiment; and

Figure 7 illustrates an example routing device incorporated with the fast CRC generation teaching of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

In the following description, various aspects of the present invention will be described. However, it will be apparent to those skilled in the art that the present invention may be practiced with only some or all aspects of the present invention. For purposes of explanation, specific numbers, materials and configurations are set forth in order to provide a thorough understanding of the present invention. However, it will also be apparent to one skilled in the art that the present invention may be practiced without the specific details. In other instances, well known features are omitted or simplified in order not to obscure the present invention. Further, the description repeatedly uses the phrase "in one embodiment", which ordinarily does not refer to the same embodiment, although it may.

Overview

Referring now to **Figure 1**, wherein an overview of the present invention is illustrated. As shown, data sender **102** and data receiver **104** are coupled to each other via communication link **107**, over which data sender **102** may send data, including associated CRC values, to data receiver **104**. Both data sender **102** and data receiver **104** are equipped with fast CRC generator **106a/106b** of the present invention for generating CRC values for the data blocks being sent from data sender **102** to data receiver **104**. As will be described in more detail below, fast CRC generator **106a/106b** includes redundant circuit elements organized in accordance with a parallel architecture to allow various calculations to be performed in an overlapped and parallel manner. As a result, fast CRC generator **106a/106b** may generate CRC values of variable length data blocks, such as variable length packet data, efficiently. In fact, experience has shown that fast CRC generator **106a/106b** is sufficiently efficient to allow fast CRC generator **106a/106b** to be shared by as many as 64 collections of network traffic flow processing resources of an IC based gigabit Ethernet routing device, resulting in a substantial net reduction in real estate requirement (notwithstanding the duplication of certain elements to enable the overlapped and parallel computations).

Except for fast CRC generator **106a/106b**, data sender **102**, data receiver **104** and communication link **107** are all intended to represent a broad range of data sending, data receiving and communication systems and/or components known in the art. Accordingly, except for fast CRC generator **106a/106b**, data sender **102**, data receiver **104** and communication link **107** will not be otherwise further described.

Fast CRC Generator

Figure 2 illustrates one of fast CRC generators **106a/106b** of **Fig. 1** in further details, in accordance with one embodiment. As illustrated, each fast CRC generator **106a/106** includes two parallel datapaths **202a-204a** and **202b-204b** to facilitate overlapped CRC generation for two successive variable length data blocks. Alignment unit **202a** and a collection of $n \times$ polynomial division circuits **204a** form one datapath, while alignment unit **202b** and another collection of $n \times$ polynomial division circuits **204b** form another datapath.

Referring briefly to **Figure 3**, wherein the alignment or the lack thereof, for successive variable length data blocks, such as variable length data packets, is illustrated. As shown, each variable length data block may be received through m groups of n -bit data groups, where m and n are integers, with m being equal to or greater than 1. Typically, m is a multiple of 8 (as most data communication as well as telecommunication protocols are defined with data sizes in multiples of bytes). Further, the starting bit of each variable length data block may be located at any bit position of the first n -bit group, and the ending bit may be located at any bit position of the last n -bit group.

Referring back to **Fig. 2**, accordingly as each datapath **202a-204a/202b-204b** receives a variable length data block in m groups of n -bit group as earlier described, alignment unit **202a/202b** aligns the data bits of the received data block, such that when the different portions of the variable data block is provided to $n \times$ polynomial division circuits **204a/204b** to have its CRC value generated, the starting bit of the variable length data block is aligned to the most significant bit position of the first n -bit group of the m bit groups through which the variable length data block is received.

The $n \times$ polynomial division circuits **204a/204b** collectively and iteratively generate the CRC value for the aligned variable length data block in m (or $m - 1$) iterations (depending on where the starting and the ending bits of the variable length data block is located in the first and the last n -bit group). As will be described in more detail below, each collection of $n \times$ polynomial division circuits **204a/204b** includes n sets of polynomial division circuits to facilitate performance of n polynomial divisions of

n different length dividends in parallel, thereby allowing the successive CRC generation to be efficiently completed with the last n-bit group having anywhere from 1 to n "residual" bits of the variable length data block.

Further, one datapath **202a-204a/202b-204b** may start the iteratively generation of the CRC value for an immediately following variable length data block while the other datapath **202a-204a/202b-204b** is "finishing up" its iteratively generation of the CRC value for the immediately preceding variable length data, thereby speeding up the aggregate times incurred for generating CRC values for a large number of successive variable length data blocks, as in the case of multiple network flow processing.

As illustrated, fast CRC generator **106a/106b** also includes selector **206** coupled to the two datapaths **202a-204a** and **202b-204b** to alternate between selecting the two outputs of datapaths **202a-204a** and **202b-204b** for output as the CRC values of the successive variable length data blocks.

Alignment Circuit

Figure 4 illustrates one of alignment units **202a/202b** of **Fig. 2** in further details, in accordance with one embodiment. As illustrated, each of alignment units **202a/202b** includes two registers **R1 402a** and **R2 402b** for storing two successive n-bit groups. Each alignment unit **202a/202b** also includes multiplexor **404** coupled to registers **R1 402a** and **R2 402b** to select an appropriate number of bits from each of the two stored successive n-bit groups to form an aligned n-bit group, and output the selected bits. Each alignment unit **202a/202b** further includes latch **406** to store an aligned n-bit group for output for the corresponding collection of n x polynomial division circuits **204a/204b**.

N x Polynomial Division Circuits

Figure 5 illustrates one collection of the n x polynomial division circuits **204a/204b** of **Fig. 2** in further details, in accordance with one embodiment. As illustrated, each collection of n x polynomial division circuits **204a/204b** includes n polynomial division circuits **502a – 502h** (n = 8 for the embodiment) and selector **504**, with polynomial division circuits **502a – 502h** coupled in parallel to selector **504**. Each of polynomial division circuits **502a – 502h** is employed to perform a polynomial division of a multi-bit dividend by the predetermined generator polynomial for each iteration of an iterative generation of a CRC value. The multi-bit dividend for each iteration is formed by combining the remainder value of the immediately preceding iteration with an additional 1 to 8 input bits, to account for the possibility that the next

group of bits to be processed are the last group of bits of the variable length data block and that the size of this last group of bits may be 1 or more bits, up to 8 bits. According, for each of the polynomial division circuits **502a-502b**, the multi-bit dividend is different. For the illustrated $n=8$ embodiment, the multi-bit dividends are 16, 15, 14, 13, 12, 11, 10 and 9 respectively (the 8-bit remainder value of the immediately preceding iteration combined with 8, 7, 6, 5, 4, 3, 2, 1 bit of the next bit group).

Selector **504** is employed to select one of the remainder value outputs of the n polynomial division circuits **502a-502h**, and to output the selected remainder value for CRC register **506**. For most of the iterations, the remainder value selected is the remainder value outputted by polynomial division circuit **502a**, until the last iteration, where the remainder value selected is the remainder value outputted by the appropriate one of polynomial division circuits **502a-502h** corresponding to the number of residual bits of the variable length data block included in the processed bit group.

CRC register **506** stores the remainder value selected at each iteration, and in turn, outputs it for the polynomial division circuits **502a-502h** to form the new multi-bit dividends of the next iteration of the CRC generation, as described earlier. Eventually, the stored remainder value of the last iteration is outputted as the CRC value of the variable length data block.

A Polynomial Division Circuit

Figure 6 illustrates one of polynomial division circuits **502a/502h** of **Fig. 5** in further details, in accordance with one embodiment. As illustrated, each one of polynomial division circuits **502a/502h** includes a number of registers **602** and a number of XOR gates **604** serially coupled to each other. For the 8-bit embodiment of **Fig. 5**, the number of registers **602** are 16, 15, 14 ... and 9 for the corresponding polynomial division circuits **502a-502h**. The number and the placement of XOR gates **604** are dependent on the number of terms in the predetermined generator polynomial (the divisor polynomial). For example, if the predetermined generator polynomial is $x^5 + x^3 + 1$, there will be three XOR gates **604** disposed in the locations corresponding to the terms x^5 , x^3 , and x^0 respectively.

Example Application

Figure 7 illustrates an example application of the fast CRC generator of the present invention. As illustrated, data routing device **702** comprising receive interface **704** and transmit interface **712** is advantageously provided with a number of per flow inbound processing units **706** and a number of per flow outbound processing functions

710. Examples of these per flow inbound and outbound processing functions may include but are not limited to deciphering and ciphering functions. Additionally, data routing device **702** may also include a number of other common or shared function units **708**.

For the illustrated embodiment, common/shared function units **708** include in particular a shared CRC generation function block, incorporated with the dual datapath architecture fast CRC generator of **Fig. 2**. Moreover, each collection of $n \times$ CRC polynomial circuits includes n polynomial division circuits as architected in **Fig. 4**. Accordingly, the common/shared CRC generator may alternate between generating CRC values for different data packets of the different flows being processed by per flow inbound/outbound processing units **708/710**.

As a result, the amount of storage required for provisioning the CRC function for the various flows being processed in parallel is substantially reduced under the present invention. In turn, data routing device **702** may be advantageously disposed on a single integrated circuit. Thus, data routing device **702** is able to handle high speed line rate data packet switching for multiple data flows at the same time. In one embodiment, data routing device **702** is an IC component for routing packets transmitted over an optical medium onto an electrical medium at very high speed.

Conclusion and Epilogue

Thus, it can be seen from the above descriptions, a novel highly efficient method and apparatus for generating CRC for data blocks or data packets has been described. While the present invention has been described in terms of the above described embodiments, those skilled in the art will recognize that the invention is not limited to the embodiments described. The present invention can be practiced with modification and alteration within the spirit and scope of the appended claims. Thus, the description is to be regarded as illustrative instead of restrictive on the present invention.

CLAIMS

What is claimed is:

1. An apparatus comprising:
 - a plurality of polynomial division circuits to perform a plurality of different bit lengths polynomial divisions in parallel, including outputting a plurality of remainder values, for an iteration of an iterative CRC generation for a data block;
 - a selector coupled to the plurality of polynomial division circuits to select one of said remainder values outputted for the iteration of said iterative CRC generation; and
 - a register coupled to the selector and the polynomial division circuits to store the selected remainder value of the iteration, and to output the stored remainder value to the polynomial division circuits for use by the polynomial division circuits to form a plurality of different bit lengths dividends for the polynomial division circuits for a next iteration of the iterative CRC generation for the data block.
2. The apparatus of claim 1, wherein the data block is received through m groups of n-bit groups with the starting bit of the data block being located in one of the n-bits of the first n-bit group and the ending bit of the data block being located in one of n-bits of the last n-bit group, where m and n are integers greater than or equal to 1, and the apparatus further comprises an alignment unit coupled to polynomial division circuits to align the data block, such that the data block is provided to the polynomial division circuits through m groups of n-bit groups, but with the starting bit being located at the first bit of the first n-bit group.
3. The apparatus of claim 2, wherein n is an integer selected from a group of integers consisting of integers that are powers of 2.
4. The apparatus of claim 1, wherein each of the polynomial division circuits further includes an additional different plurality of input bit lines to receive a different number of input bits to be concatenated with the remainder value of an immediate prior iteration outputted from the register to form a dividend of different bit length for the next iteration of the iterative CRC generation for the data block.
5. The apparatus of claim 1, wherein the apparatus is disposed on an integrated circuit.
6. An apparatus comprising:
 - a first plurality of polynomial division circuits to perform a first plurality of different bit lengths polynomial divisions in parallel, including outputting a first plurality of remainder values, for an iteration of a first iterative CRC generation for a first variable length data block;

a first selector coupled to the first plurality of polynomial division circuits to select one of said first remainder values outputted for the iteration of said first iterative CRC generation;

a first register coupled to the first selector and the first polynomial division circuits to store the selected remainder value of the iteration, and to output the stored remainder value to the first polynomial division circuits for use by the first polynomial division circuits to form a first plurality of different bit lengths dividends for the first polynomial division circuits for a next iteration of the first iterative CRC generation for the first variable length data block;

a second plurality of polynomial division circuits to perform a second plurality of different bit lengths polynomial divisions in parallel, including outputting a second plurality of remainder values, for an iteration of a second iterative CRC generation for a second variable length data block immediately following said first variable length data block;

a second selector coupled to the second plurality of polynomial division circuits to select one of said second remainder values outputted for the iteration of said second iterative CRC generation;

a second register coupled to the second selector and the second polynomial division circuits to store the selected remainder value of the iteration, and to output the stored remainder value to the second polynomial division circuits for use by the second polynomial division circuits to form a second plurality of different bit lengths dividends for the second polynomial division circuits for a next iteration of the second iterative CRC generation for the second variable length data block.

7. The apparatus of claim 6, wherein each of said first and second variable length data blocks is received through m groups of n -bit groups with the starting bit of the first/second variable length data block being located in one of the n -bits of the first n -bit group and the ending bit of the data block being located in one of n -bits of the last n -bit group, where m and n are integers greater than or equal to 1, and the apparatus further comprises a first and a second alignment unit correspondingly coupled to the first and second polynomial division circuits to align the first and the second variable length data block, such that each of the first/second variable length data block is provided to the first/second polynomial division circuits through m groups of n -bit groups, but with the starting bit being located at the first bit of the first n -bit group.

8. The apparatus of claim 6, wherein each of the first/second polynomial division circuits further includes an additional different plurality of input bit lines to receive a different number of input bits to be concatenated with the remainder value of an

immediate prior iteration outputted from the first/second register to form a first/second dividend of different bit length for the next iteration of the first/second iterative CRC generation for the first/second variable length data block.

9. The apparatus of claim 6, wherein the apparatus is disposed on an integrated circuit.

10. An apparatus comprising:

first alignment unit to align a first variable length data block received in first m groups of n-bit groups with the starting bit of the first variable length data block being located in one of the n-bits of the first n-bit group of the first m groups and the ending bit of the first variable length data block being located in one of n-bits of the last n-bit group of the first m groups, where m and n are integers greater than or equal to 1;

a first CRC generation unit coupled to the first alignment unit to iteratively generate a first CRC value for the first variable length data block, the first CRC generation unit including a first plurality of polynomial division circuits to perform a first plurality of polynomial divisions for a plurality of different length dividends in parallel for each iteration of the first iterative generation of the first CRC value of the first variable length data block;

second alignment unit to align a second variable length data block immediately following the first variable length data block, received in second m groups of n-bit groups with the starting bit of the second variable length data block being located in one of the n-bits of the first n-bit group of the second m groups and the ending bit of the second variable length data block being located in one of n-bits of the last n-bit group of the second m groups; and

a second CRC generation unit coupled to the second alignment unit to iteratively generate a second CRC value for the second variable length data block, the second CRC generation unit including a second plurality of polynomial division circuits to perform a second plurality of polynomial divisions for a plurality of different length dividends in parallel for each iteration of the second iterative generation of the first CRC value of the second variable length data block.

11. The apparatus of claim 10, wherein the first/second CRC generation unit further comprises:

a first/second selector coupled to the first/second plurality of polynomial division circuits to select one of first/second plurality remainder values outputted for an iteration of the first/second iterative CRC generation; and

a first/second register coupled to the first/second selector and the first/second polynomial division circuits to store the selected remainder value of the iteration, and

to output the stored remainder value to the first/second polynomial division circuits for use by the first/second polynomial division circuits to form a first/second plurality of different bit lengths dividends for the first/second polynomial division circuits for a next iteration of the first/second iterative CRC generation for the first/second variable length data block.

12. The apparatus of claim 10, wherein the apparatus is disposed on an integrated circuit.

13. A method comprising:

aligning a first variable length data block received in first m groups of n-bit groups with the starting bit of the first variable length data block being located in one of the n-bits of the first n-bit group of the first m groups and the ending bit of the first variable length data block being located in one of n-bits of the last n-bit group of the first m groups, where m and n are integers greater than or equal to 1;

iteratively generating a first CRC value for the first variable length data block, including for each iteration, performance of a first plurality of polynomial divisions for a plurality of different length dividends in parallel;

aligning a second variable length data block immediately following the first variable length data block, received in second m groups of n-bit groups with the starting bit of the second variable length data block being located in one of the n-bits of the first n-bit group of the second m groups and the ending bit of the second variable length data block being located in one of n-bits of the last n-bit group of the second m groups; and

iteratively generating a second CRC value for the second variable length data block, including for each iteration, performance of a second plurality of polynomial divisions for a plurality of different length dividends in parallel for each iteration of the second iterative generation of the first CRC value of the second variable length data block.

14. The method of claim 13, wherein each of the first/second iterative generation of the first/second CRC value for the first/second variable length data block comprises:

selecting one of first/second plurality remainder values outputted for an iteration of the first/second iterative CRC generation; and

storing the selected remainder value of the iteration, and output the stored remainder value for use to form a first/second plurality of different bit lengths dividends for a next iteration of the first/second iterative CRC generation for the first/second variable length data block.

15. An apparatus comprising:
a plurality of processing units to correspondingly process a plurality of network traffic flows; and

a shared CRC generation block coupled to the processing units to alternately generate a CRC value for a data block of a selected one of the network traffic flows, the shared CRC generation block including at least one CRC generation unit that iteratively generate a first CRC value for the data block of the selected one of the network traffic flows, the at least one CRC generation unit including a plurality of polynomial division circuits to perform a plurality of polynomial divisions for a plurality of different length dividends in parallel for each iteration of the iterative generation of the CRC value of the data block of the selected one of the network traffic flow.

16. The apparatus of claim 15, wherein the shared CRC generation block further comprises an alignment unit coupled to the plurality of polynomial division circuits of the at least one CRC generation unit to align the data block received in m groups of n-bit groups with the starting bit of the data block being located in one of the n-bits of the first n-bit group of the m groups and the ending bit of the data block being located in one of n-bits of the last n-bit group of the m groups, where m and n are integers greater than or equal to 1.

17. The apparatus of claim 15, wherein the shared CRC generation block further comprises:

a selector coupled to the plurality of polynomial division circuits to select one of a plurality remainder values outputted for an iteration of the iterative CRC generation; and

a register coupled to the selector and the polynomial division circuits to store the selected remainder value of the iteration, and to output the stored remainder value to polynomial division circuits for use by the polynomial division circuits to form a plurality of different bit lengths dividends for the polynomial division circuits for a next iteration of the iterative CRC generation for the data block of the selected one of the network traffic flow.

18. The apparatus of claim 15, wherein the apparatus is disposed on an integrated circuit.

19. An apparatus comprising:

a plurality of processing units to correspondingly process a plurality of network traffic flows; and

a shared CRC generation block coupled to the processing units to alternately generate CRC values for data blocks of a selected one of the network traffic flows, the

shared CRC generation block including a first and a second CRC generation unit that iteratively generate a first and a second CRC value for a first and a second data block of the selected one of the network traffic flows, the first and second CRC generation units correspondingly including first and second plurality of polynomial division circuits to perform first and second plurality of polynomial divisions for first and second plurality of different length dividends in parallel for a first and a second iteration of a first and a second iterative generation of the first and the second CRC value of the first and second data block of the selected one of the network traffic flow.

20. The apparatus of 19, wherein

the first CRC generation unit includes a first alignment unit to align the first data block received in first m groups of n -bit groups with the starting bit of the first data block being located in one of the n -bits of the first n -bit group of the first m groups and the ending bit of the first data block being located in one of n -bits of the last n -bit group of the first m groups, where m and n are integers greater than or equal to 1; and


the second CRC generation unit includes a second alignment unit to align the second data block, which immediately follows the first data block, received in second m groups of n -bit groups with the starting bit of the second data block being located in one of the n -bits of the first n -bit group of the second m groups and the ending bit of the second data block being located in one of n -bits of the last n -bit group of the second m groups.

21. The apparatus of claim 19, wherein the first/second CRC generation unit further comprises:


a first/second selector coupled to the first/second plurality of polynomial division circuits to select one of first/second plurality remainder values outputted for an iteration of the first/second iterative CRC generation; and

a first/second register coupled to the first/second selector and the first/second polynomial division circuits to store the selected remainder value of the iteration, and to output the stored remainder value to the first/second polynomial division circuits for use by the first/second polynomial division circuits to form a first/second plurality of different bit lengths dividends for the first/second polynomial division circuits for a next iteration of the first/second iterative CRC generation for the first/second data block of the selected one of the network traffic flows.

22. The apparatus of claim 19 wherein the apparatus is disposed on an integrated circuit.

**Figure 1**

Fast CRC Generator ~ 106a/106b

**Figure 2**

Data ~ 300




Figure 3

Alignment Unit ~ 202a/202b







Figure 4

n x Polynomial Division Circuit ~ 204a/204b**Figure 5****Polynomial Division Circuit ~ 502a-502h**

(Prior Art)

Figure 6

**Figure 7**

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US02/15496

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H03m 13/00
US CL : 714/757, 758, 781

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
U.S. : 714/757, 758, 781

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
NPL-IEEE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
WEST

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5,844,923 A (CONDON) 01 December 1998, col. 3 to col. 5	1-22
A	US 5,619,516 A (LI et al.) 08 April 1997, Col. 5 to col. 6	1-22
A, P	MONTEIRO et al. A polynomial Division Pipelined Architecture for CRC Error Detection Codes, Internal Conference on Microelectronics October 2001 pages 133 to 136	1-22
A,P	MONTEIRO et al. Fast Configurable polynomial Division for Error Control Coding Applications, IEEE, July 2001, pages 158 to 161	1-22

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

Special categories of cited documents:	
"A" document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"E" earlier application or patent published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"O" document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

Date of mailing of the international search report

09 August 2002 (09.08.2002)

18 SEP 2002

Name and mailing address of the ISA/US

Authorized officer

Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Albert Decady

Facsimile No. (703)305-3230

Telephone No. 703-305-9600